ASIC jobs - San Jose, CA
Subscribe to RSS Feed| Posted | Job Title | Company | Location |
|---|---|---|---|
|
Featured Job Postings from the Web
|
|||
| May 22 | Junior and Senior - ASIC Design Engineer | Link A Media Devices | Santa Clara, CA |
|
Drive) controller ICs Basic Requirements ASIC design Strong knowledge in all aspects ... signal processing SAS SATA PCIe DDR Senior ASIC Design Engineers Job description The... more |
|||
| May 22 | ASIC Design Engineer (Timing/Physical) | Link A Media Devices | Santa Clara, CA |
|
team in a daily basis Job Requirements ASIC designers with experiences in all aspects of RTL design flow with the emphasis on timing and physical design The applicant should have... more |
|||
| May 22 | Senior ASIC Design Engineer (AMRD226) | Fortinet | Sunnyvale, CA |
|
to RTL implementation and performing ASIC verifications synthesis and timing ... Job Responsibilities High performance ASIC design from specification to RTL... more |
|||
| May 18 | ASIC Functional verification -L | Trinity Consulting | San Jose, CA |
|
Requirement: - Verification of Crossbar Asic Design - Provide Technical Leadership ... of design. Desirable Technical Skills: ASIC Functional verification; Excellent... more |
|||
| May 15 | Finance Director (Mem/RFA/ASIC/ BU) | Atmel | San Jose, CA |
|
Analyst in Memory BU RFA Controller and ASIC Controller middot Responsible for developing a meaningful and accurate annual operating plan and monthly forecast in accordance with... more |
|||
| May 15 | Sr. ASIC Verification Engineer | Synopsys | Mountain View, CA |
|
the following skill areas middot Design of ASIC Verification IP and Verification ... remote locations may be considered Design of ASIC Verification IP and Verification... more |
|||
| May 14 | ASIC Verification Engineer | IDC Technologies | San Jose, CA |
|
Required Experience 46 Yrs Job Description ASIC Verification Engineer Responsibilities ... with OVM or UVM methodologies Experience in ASIC methodologies and tools ASIC, Verilog,... more |
|||
| May 09 | Senior level ASIC design/DFT/verification engineer | Technical Resource Partners | Santa Clara, CA |
|
Our client would like to hire a contract consultant who specializes in ASIC design but als ... experience with DFT and verification ASIC, ASIC design, DFT, BIST, test... more |
|||
| May 08 | Graphics ASIC Hardware Design Engineer | QUALCOMM | Santa Clara, CA |
|
Qualcomm CDMA Technologies, a.k.a. QCT - http://www.qualcomm.com.... more |
|||
| May 07 | ASIC Flow CAD Engineer | Technical Resource Partners | Santa Clara, CA |
|
ASIC Flow CAD Engineer Expert coding CAD tools with Python GUI experience a plus ... with cgi generating HTMLXML Experience in ASIC methodology automation Experience with... more |
|||
| May 04 | Asic Engineer (Hardware Engineer) | Ames InfoTech | San Jose, CA |
|
Verification(DV) Block level System level ASIC verification Experience in Vera or ... Verification(DV), Block level & System level ASIC verification, Experience in Vera or... more |
|||
| Apr 26 | ASIC Design Engineer | Techsol4u | San Jose, CA |
|
or you can reach me at 9252147665 ASIC Design Engineer (8 years ndash 10 years ... ASIC design experience is required ASIC verification experience is a plus... more |
|||
| Apr 26 | ASIC verification Engineer | Techsol4u | San Jose, CA |
|
verification Engineer (8 years to 10 years) ASIC design experience is a plus network ... a plus Looking for smart motivated teamoriented problem solver Verilog,ASIC and... more |
|||
| Apr 17 | ASIC Verification Design Consultant | Silverlink Technologies | San Jose, CA |
|
Position: ASIC Verification Design Consultant Duration: 6 Months / Full Time Location: San ... Engineering with 10+ years of experience in ASIC Verification - Expertise in ASIC... more |
|||
| Apr 15 | SOC ASIC Designers | Fortune 500 | San Jose, CA |
|
Multiple ASIC Design/Verification positions Hi We have multiple ASIC Design/Verification ... of working experience. Requirement 3 MTS ASIC Design Verification Engineer... more |
|||
| Apr 10 | Sr. Level ASIC Design/Video Engineer | Technical Resource Partners | Santa Clara, CA |
|
languages is a plus Prior experience in ASIC methodology automation is a plus Strong ... ability to interface with other groups ASIC Design, RTL, Verilog, Synthesis,... more |
|||
| Apr 10 | Sr. Level ASIC Verification Engineer | Technical Resource Partners | Santa Clara, CA |
|
rmats is beneficial Familiarity with Synopsis VCS and Verification IP will be considered pluses At least 4 years solid DV experience needed ASIC, Verification, OVM, UVM,... more |
|||
| Dec 23 | ASIC Design Engineer (South Bay or San Francisco) | Imagination Technologies | Sunnyvale, CA |
|
thats costeffective for broad adoption The ASIC Design Engineer will contribute to the ... VHDL for design A Solid understanding of ASIC design methodologies and flows for... more |
|||
| Oct 06 | Senior level ASIC verification (System Verilog/OVM/C++) engineer | Technical Resource Partners | Sunnyvale, CA |
|
like to hire a consultant who specializes in ASIC verification, specifically focusing on ... ASIC verification, System Verilog (OVM), C++, Perl... more |
|||
|
More Job Postings from the Web
|
|||
| May 23 | Technical Leader (FPGA / ASIC Design) | Cisco Systems | San Jose, CA |
|
Hardware Engineer (FPGA / ASIC Designer) In this role of Hardware Engineer you will be ... time product delivery Intimate knowledge of ASIC Design Process and solid Verilog RTL... more |
|||
| May 23 | Senior ASIC Design Engineer | Seamicro | Sunnyvale, CA |
|
IP selection and all aspects of ASIC implementation System level validation ... RTL development experience in a CPU/SOC and ASIC environment Must have a strong... more |
|||
| May 22 | ASIC Verification Engineer (System Verilog / Vera) | Smartplay | San Jose, CA |
|
5 to 10 yrs years experience in ASIC Verification Expertise in System Verilog Vera Write Testsuites Write Script for Regression makefile and debug Prior experience in graphics... more |
|||
| May 22 | ASIC Design Engineer II | SanDisk | Milpitas, CA |
|
In this position, the individual will be responsible for FPGA emulation of SOC design. Other responsibilities includes RTL design, verification, FPGA synthesis & Place & Route,... more |
|||
| May 22 | Internship: ASIC FPGA | SanDisk | Milpitas, CA |
|
In this position, the individual will be introduced to a real-life hardware design environment. The intern will experience activities in the FPGA emulation of SOC designs,... more |
|||
| May 22 | Engineer, ASIC Design Verification | Marvell Technology Group | Santa Clara, CA |
|
The candidate will join the wireless verification team and be responsible for the thorough verification of our next generation wireless chips. He/she will be responsible for... more |
|||
| May 21 | ASIC Staff Design Engineer - RTL, Verilog, SOC, Voice, Audio | Cybercoders | San Jose, CA |
|
Backend flow timing closure Matlab DSP ASIC EDA DFT ASIC Staff Design Engineer RTL ... closure, Matlab, DSP, ASIC, EDA, DFT - ASIC, RTL, Verilog, SOC, Voice, Audio,... more |
|||
| May 20 | Director of ASIC Engineering position in San Diego | Alliance Search Group | San Jose, CA |
|
for overseeing all activities in the ASIC design, development and production ... ASIC design team to generate plans for ASIC development and manufacturing,... more |
|||
| May 20 | Staff ASIC Engineer | JDS Uniphase | Milpitas, CA |
|
Staff ASIC Design Engineer to join our FPGA/ASIC Packet Portal team. The candidate will ... design lead on exciting/leading edge ASIC development. In this role, the selected... more |
|||
| May 20 | Digital and ASIC Design Engineer | Mso Technology | San Jose, CA |
|
Semiconductor, Microelectronics, Electronics, Integrated Circuits, Design, Engineering - Design and specify micro-architecture. Develop and implement block level RTL, Synthesis,... more |
|||
| May 18 | Principal Verification Engineer ASIC Switches & Fabrics | Broadcom | San Jose, CA |
|
have excellent knowledge and experience of ASIC design verification flows and ... Good Knowledge in languages relevant to the ASIC verification process including... more |
|||
| May 18 | Senior Staff Program Manager ASIC Network Switches | Broadcom | San Jose, CA |
|
- Specific knowledge and experience in ASIC development, Verification and Operations - Knowledge Network switches development and integration, including ASICs, SW and reference... more |
|||
| May 16 | Technical Lead, ASIC Design | Cortina Systems | Sunnyvale, CA |
|
ustom VLSI products a must. Solid hardware functional verification language and object-oriented language development skills. Familiar with ASIC verification methodology, tools,... more |
|||
| May 16 | ASIC Verification Engineer | Xilinx | San Jose, CA |
|
Work as an ASIC verification engineer building the next generation programmable SOCs.Typical candidate will work closely with senior engineers in solving modern verification... more |
|||
| May 15 | Multimedia/Camera Imaging ASIC Design Engineer | QUALCOMM | Santa Clara, CA |
|
Qualcomm CDMA Technologies, a.k.a. QCT - http://www.qualcomm.com.... more |
|||
| May 15 | ASIC Validation Engineer | Infinera | Sunnyvale, CA |
|
ASIC Validation Engineer Job Description: * The successful candidate will contribute ... * 2 - 4 years of relevant experience in ASIC validation field. * Should have worked... more |
|||
| May 13 | ASIC Design Engineer, STA | Apple | Cupertino, CA |
|
position requires thorough knowledge of the ASIC design timing closure flow and ... background 1)At least 5+ years experience in ASIC timing constraints generation and timing... more |
|||
| May 11 | Senior ASIC Design Engineer -Frontend FSA - Sunnyvale | Fujitsu | San Jose, CA |
|
Experience in ASIC/COT design flow. Experience in logic synthesis, DFT, pin assignment, frame ... and communication skills. 5+ years ASIC design experience BSEE, MSEE... more |
|||
| May 11 | SENIOR SOC ASIC DESIGN ENGINEER | NVIDIA | Santa Clara, CA |
|
SENIOR SOC ASIC DESIGN ENGINEER #1461284 The NVIDIA System-On-Chip (SOC) group is looking for a top ASIC engineer with extensive experience in RTL design and verification. The... more |
|||
| May 10 | Staff II ASIC Verification EngineerEngineer | Broadcom | San Jose, CA |
|
to be challenged with verifying complex SOC ASIC design, architecting the verification ... Assertions Strong experience in ASIC design verification flows and DV... more |
|||
| May 10 | ASIC Verification Engineer | Asicsoft | San Jose, CA |
|
osition RECENT GRADUATES NEED NOT APPLY Regards Chris Canubida Recruiter at ASICSoft San Jose CA Primary Phone 8087530941 Secondary Phone 4084621396 Email ccanubidaasicsoftcom... more |
|||
| May 09 | ASIC Staff Design Engineer | Cybercoders | San Jose, CA |
|
ASIC Staff Design Engineer - RTL, Verilog, SOC, Voice, Audio Well Funded IC Company ... for a solid ASIC Staff Design Engineer ASIC Staff Design Engineer - RTL, Verilog,... more |
|||
| May 09 | Sr. ASIC/IP Design Engineer | Apple | Cupertino, CA |
|
Sr. ASIC/IP Design Engineer Responsibilities ---------------------- Will be responsible ... Industry exposure to and knowledge of ASIC/FPGA design methodology Excellent... more |
|||
| May 09 | ASIC Backend Engineer | Beyondsoft | Santa Clara, CA |
|
include: - Knowledge of the modern SoC ASIC design metholology. - Knowledge of the advanced technology, 45nm and below. preferred, in the popular semiconductor technology vendor... more |
|||
| May 08 | ASIC Flow CAD Engineer | Embedded Resource Group | San Jose, CA |
|
ASIC Flow CAD Engineer Seeking ASIC flow CAD engineer to code in PythonPerl Capable ... with cgi generating HTMLXML Experience in ASIC methodology automation Good... more |
|||
| May 08 | Sr. ASIC Design Engineer | Synaptics | Santa Clara, CA |
|
* BS or MS in Electrical Engineering with 8 or more years of industry experience * Broad knowledge of digital systems and SoCs, especially in embedded environments * Design skills... more |
|||
| May 08 | Senior Staff/Principal ASIC Verification Engineer | Tara Technical Solutions | San Jose, CA |
|
Senior Staff/Principal ASIC Verification Engineer The Design Verification ASICfunctional verification engineer.Development of leading edge Verification methodologies chip... more |
|||
| May 08 | Senior ASIC Design Engineer -Frontend FSA | Fujitsu | Sunnyvale, CA |
|
and semiconductors. We are seeking a Senior ASIC Design Engineer for our Sunnyvale ... * Experience in ASIC/COT design flow. * Experience in logic synthesis, DFT, pin... more |
|||
| May 08 | Sr. ASIC Verification Engineer | Synaptics | Santa Clara, CA |
|
* BS or MS in Electrical Engineering with 8 or more years of industry experience * Broad knowledge of digital systems and SoCs, especially in embedded environments * Design skills... more |
|||
| May 07 | Sr. ASIC Physical Design Engineer | Synaptics | Santa Clara, CA |
|
BS or MS in Electrical Engineering with 6 or more years of industry experience and proven track record. Proficient in using Synopsys IC compiler, DC Topographical, DC Graphical... more |
|||
| May 04 | Senior ASIC Verification Engineer | Confidential Client | Cupertino, CA |
|
Senior ASIC verification Engineers needed for a Silicon Valley-based optical networking ... of the future design infrastructure. The ASIC self-tests you design will become part... more |
|||
| May 04 | Senior ASIC Validation Engineer | Confidential Client | Cupertino, CA |
|
tasked with doing exactly -- automating the ASIC validation infrastructure for this optical networking company using your fluency in Tcl/Tk, perl, C/C++, and other scripting... more |
|||
| May 03 | Distinguished ASIC Design Engineer | Cortina Systems | Sunnyvale, CA |
|
descriptions + Working hands-on with the ASIC implementation and verification team ... implementations + Knowledge of comtemporary ASIC methodologies and flows including low... more |
|||
| May 02 | ASIC Build Engineer - Implementor | Pinnacle Technical Resources | San Jose, CA |
|
experience in administering and extending ASIC's development environments on Linux / ... * Build / Configure / Document Ericsson R&D ASIC's development environment * Troubleshoot... more |
|||
| May 02 | Senior ASIC Design Engineer | AMD | Sunnyvale, CA |
|
IP selection and all aspects of ASIC implementation System level validation ... RTL development experience in a CPU/SOC and ASIC environment Must have a strong... more |
|||
| May 01 | Sr. ASIC/ Layout Design Engineer 2 | AMD | Sunnyvale, CA |
|
employees. As s senior member of our ASIC team, you'll be working on the sata ... 4-10 years of overall design experience. 2. ASIC design and Verilog are must. 3. Familiar... more |
|||
| May 01 | Sr. ASIC Design Engineer | AMD | Sunnyvale, CA |
|
Computer Engineering - Five or more years of ASIC Design Experience - Significant ... VHDL - Significant experience with standard ASIC software tools (synthesis, simulation,... more |
|||
| Apr 30 | Principal ASIC Verification Lead Engineer | JDS Uniphase | Milpitas, CA |
|
JDSU (NASDAQ: JDSU; and TSX: JDU) innovates and markets diverse technologies that enhance the way people experience the world every day. We enable fast, high-quality... more |
|||
| Apr 30 | Principal ASIC Lead Design Engineer | JDS Uniphase | Milpitas, CA |
|
JDSU (NASDAQ: JDSU; and TSX: JDU) innovates and markets diverse technologies that enhance the way people experience the world every day. We enable fast, high-quality... more |
|||
| Apr 29 | Seeking Senior Analyst / Project Manager with ASIC Chip Design flow experience | OSI Engineering | San Jose, CA |
|
Senior Analyst / Project Manager with ASIC Chip Design flow experience for San ... Management experience Must understand ASIC Chip Design flow, able to discuss... more |
|||
| Apr 27 | ASIC Design Engineer | LSI | Milpitas, CA |
|
The ASIC Design Engineer will participate the design of mixed signal ASIC s in sub-micron ... RTL, implementation, synthesis, validation, ASIC bring-up, and characterization. In this... more |
|||
| Apr 15 | 2661 Board/System ASIC DFT Design & Verification | Avispa | Santa Clara, CA |
|
JTAG and P1687 technology. Be familiar with ASIC design flows, environments and tools. ... DFX IP deployment into ASICs. This includes ASIC RTL coding, synthesis, timing, DV... more |
|||
| Apr 13 | Multimedia/Camera Imaging ASIC Design Engineer (Santa Clara) | QUALCOMM | Santa Clara, CA |
|
Qualcomm CDMA Technologies, a.k.a. QCT - http://www.qualcomm.com.... more |
|||
| Apr 12 | ASIC Verification Engineer | Akraya | San Jose, CA |
|
ASIC Design, C/C++, SystemVerilog Job Description: Verification of Crossbar ASIC Design Provide ... for improving functional verification of design. ASIC Design, C/C++,... more |
|||
| Apr 12 | Principal ASIC Design Engineer | LSI | Milpitas, CA |
|
The Principal ASIC Design Engineer is responsible for the design of mixed signal ASIC s in ... RTL, implementation, synthesis, validation, ASIC bring-up, and characterization. In this... more |
|||
| Apr 03 | ASIC Physical Design Engineer, Sr. MTS | Altera | San Jose, CA |
|
be expected to have a strong background of ASIC backend design. Your main ... will include defining and implementing ASIC backend flows and methodologies;... more |
|||
| Apr 03 | ASIC Design Engineer | Kelly Services | Santa Clara, CA |
|
Title: ASIC Design Engineer Location: Santa Clara, CA Duration 6 - 12 mos You should possess a minimum of a Bachelor of Science in Electrical Engineering or Computer Engineering... more |
|||
| Apr 02 | Senior ASIC Verification Engineer | Marvell Technology Group | Santa Clara, CA |
|
Come be part of the dynamic environment at Marvell. As a technical contributor you will be part of the team developing Next Generation of Broadband Cellular Products. You will be... more |
|||
| Mar 29 | Senior ASIC Verification Engineer | Virident | Milpitas, CA |
|
and driver development. Reports to the ASIC Verification Engineering Lead Location: ... I/O such as PCIe. Have gone through full ASIC cycle including post-silicon. more |
|||
| Mar 29 | ASIC Design Engineer | Brocade Communications Systems | San Jose, CA |
|
in design/verification of complex networking ASIC/FPGAs. Individual will be working with ... technologies including 10GE Familiarity with ASIC design flows for deep sub micron... more |
|||
| Mar 28 | ASIC IP ENGINEER | NVIDIA | Santa Clara, CA |
|
ASIC IP ENGINEER #1477096 As an ASIC IP Engineer, you will be responsible for developing ... designers, and verification engineers. - ASIC design experience. - Hands-on RTL... more |
|||
| Mar 26 | ASIC DSP Design Engineer | Applied Micro Circuits | Sunnyvale, CA |
|
* Job functions will include architecting and designing highly complex digital signal processing arithmetic functions. Working with systems engineers, this person will develop low... more |
|||
| Mar 23 | Senior Design Engineer (FPGA, Place& route, RTL, Verilog, ASIC, VLSI) | Tellus Solutions | Milpitas, CA |
|
experience in Verilog. Experience in an ASIC design, FPGA design, or VLSI design environment is required. Good communication and writing skills are required. A BSEE or MSEE... more |
|||
| Mar 23 | ASIC Verification Engineer | Cross Creek Systems | Sunnyvale, CA |
|
VERIFICATION, CADENCE, PROCESS, ARCHITECT, ASIC, COMPUTER SCIENCE, ENGINEER, LINUX, PERL, SCRIPTING LANGUAGES, SOFTWARE, TEST, TOOLS, VERILOG, architecture, ELECTRICAL ENG, MEDIA,... more |
|||
| Mar 21 | Senior ASIC Verification Engineer | KP Recruiting Group | Sunnyvale, CA |
|
standards requirements. Description ASIC Verification Engineer, Senior- Job ... * 4 - 6 years of relevant experience in ASIC verification field. * Should have worked... more |
|||
| Mar 21 | Senior ASIC Design Engineer | KP Recruiting Group | Sunnyvale, CA |
|
details! Brief Description Key member of ASIC design group. Expected to do module ... and/or blocks and other responsibilities of ASIC design and lab validation Description... more |
|||
| Mar 21 | Senior Staff Engineer, SSD ASIC Design | Western Digital | San Jose, CA |
|
Designs, develops, and verifies Application Specific Circuits (ASICs), Systems on Chip (SoCs) or integrated circuitry (ICs) for electronic systems. Determines architecture,... more |
|||
| Mar 19 | Onsite Offer for Asic Verification Professionals | Roland & Associates | San Jose, CA |
|
Job Title : ASIC Verification Engineer Experience : 3 - 9 Years Job Location :San Jose / S ... Deigo (California) Skills : System Verilog,ASIC Verification, Vera,OVM,UVM,VMM,System... more |
|||
| Mar 19 | Direct Onsite opportunity for Asic Verification Professionals | Roland & Associates | San Jose, CA |
|
Job Title : ASIC Verification Engineer Experience : 3 - 10 Years Job Location :San Jose / ... Professionals Skills : System Verilog,ASIC Verification, Vera,OVM,UVM,VMM,System... more |
|||
| Mar 19 | Manager / Principal Design Engineer (ASIC) | Applied Micro Circuits | Sunnyvale, CA |
|
* ASIC Manager/Principal Design Engineer is a versatile front end position and will be responsible for taking complex SOCs to production. Manage all aspects of the SOC from... more |
|||
| Mar 16 | ASIC Design Engineer | Altera | San Jose, CA |
|
As an ASIC Design Engineer, you will be responsible for developing ASIC products to ... with design team to execute various ASIC projects. The successful candidates... more |
|||
| Mar 16 | Verification Engineer for ASIC Design Role | Sunnyvale, CA | |
|
graphics, you'll want to check this ASIC Design Engineer job out. Our design ... for this role is 3+ years of large ASIC Design Verification experience! If... more |
|||
| Mar 13 | ASIC Storage Design Engineer | Cameron Resources Group | Sunnyvale, CA |
|
group is currently ramping up for next-gen ASIC product development, and is looking for ... energetic and intelligent peer group. As a ASIC Storage Design Engineer , you will be... more |
|||
| Mar 01 | ASIC VERIFICATION ENGINEER | Terran Systems | San Jose, CA |
|
and implementation. *Directed and random asic testcase development. *Usage of ASIC ... VERILOG, Verilog-NC/XL, ASIC DESIGN, ASIC LOGIC, ASIC SIMULATION, ASIC... more |
|||
| Mar 01 | SR ASIC DESIGNER | Terran Systems | San Jose, CA |
|
with ASIC verification methodologies. *ASIC tools experience :Unix development ... DESIGN, ASIC DESIGN, ASIC VERIFICATION, ASIC LOGIC, ASIC SIMULATION, ASIC... more |
|||
| Feb 27 | ASIC Verification Engineer | Cisco Systems | San Jose, CA |
|
- ASIC verification experience is required. ASIC design experience is a plus. - network industry experience is required. - knowledge and experience in verilog, C++ required -... more |
|||
| Feb 22 | ASIC Design/Verification Engineer | Altera | San Jose, CA |
|
be responsible for developing and verifying ASIC products to complement Alteras ... or equivalent with a minimum of 10 years of ASIC design and/or verification experience. *... more |
|||
| Feb 22 | ASIC Verification | San Jose, CA | |
|
ASIC verification experience is required. ASIC design experience is a plus.- network industry experience is required.- knowledge and experience in verilog, System Verilog, VMM,... more |
|||
| Feb 10 | Senior ASIC Architect | Brocade Communications Systems | San Jose, CA |
|
and definitions. - Writing or refining ASIC chip level architecture specifications. ... definitions. - Working hands-on with ASIC implementation, verification team,... more |
|||
| Feb 10 | Senior ASIC Architect | Brocade | San Jose, CA |
|
and definitions. - Writing or refining ASIC chip level architecture specifications. ... definitions. - Working hands-on with ASIC implementation, verification team,... more |
|||
| Feb 09 | ASIC verification engineer | Cisco Systems | San Jose, CA |
|
ASIC verification experience is required. Experience in System Verilog, VMM, and C++ Experience in basic scripting, advanced scripting is a plus. Network industry experience is... more |
|||
| Feb 04 | Principal ASIC Verification Lead Engineer | JDSU | Milpitas, CA |
|
Position Title: Principal ASIC Verification Lead Engineer Position Details: JDSU (NASDAQ: JDSU; and TSX: JDU) innovates and markets diverse technologies that enhance the way... more |
|||
| Dec 22 | CBD/RLS/ASIC Design Engineer | Intel | Santa Clara, CA |
|
In this position, your responsibilities will include but not be limited to: - Register Transfer Level (RTL) synthesis and APR using industry standard tools - Driving power,... more |
|||
| Dec 14 | ASIC Design Engineer - DFT Logic | Cameron Resources Group | Sunnyvale, CA |
|
group is currently ramping up for next-gen ASIC product development, and is looking for ... to flourish. The group now seeks an ASIC DFT Engineer for its Bay Area location... more |
|||
| Nov 30 | Senior Staff Engineer, SSD ASIC Development | 63241028000000 Ssd Eng | San Jose, CA |
|
- Prepare architecture specification for IC circuits and assist in ensuring correct circuit implementation. - Write RTL to verify against circuit implementation; Perform... more |
|||
| Nov 04 | ASIC Verification Engineer | Pliant Technology | Milpitas, CA |
|
We are looking for an ASIC Verification Engineer to join our ... ASIC team. This person will join the ASIC team to handle verification for... more |
|||
| Jul 02 | ASIC Design Engineer | Cross Creek Systems | Santa Clara, CA |
|
We are looking for s with a BSEE/MSEE and at least 7-10 years of experience in the design and development of complex SOCs in the networking space. Responsibilities will include... more |
|||
| May 03 | Engineer, ASIC Design | Marvell Technology Group | Santa Clara, CA |
|
Responsible for the design, and verification of digital circuits in high-speed data communication ICs. Duties include micro-architecture, RTL coding, verification, synthesis, post... more |
|||
| Apr 15 | Board/System ASIC DFT Design and Verification | Mindlance | Santa Clara, CA |
|
and P1687 technology. ? Be familiar with ASIC design flows, environments and tools. ... DFX IP deployment into ASICs. This includes ASIC RTL coding, synthesis, timing, DV... more |
|||
| Jan 02 | SR ASIC DESIGN ENGINEER | George Olivas | San Jose, CA |
|
ASIC Design Engineer Looking for candidates who are doing hands on RTL design specifically ... simulation & verification designs * ASIC test and debugging Qualifications: *... more |
|||
| Jan 02 | JR ASIC ENGINEER | George Olivas | San Jose, CA |
|
simulation & verification designs * ASIC test and debugging Qualifications: * Requires a MSEE (PhD preferred) or equivalent experience * 2+ years of hands-on logic design... more |
|||
Jobs by
